Principles of Secure Processor Architecture Design

Jakub Szefer

Anthology ID:

DBLP:series/synthesis/2018Szefer

Volume:

2018

Year:

2018

Venue:

synthesis_series

Publisher:

Morgan & Claypool Publishers

URL:

https://doi.org/10.2200/S00864ED1V01Y201807CAC045

DOI:

10.2200/S00864ED1V01Y201807CAC045

DBLP:

series/synthesis/2018Szefer

BibTeX:

Download Copy BibTeX to Clipboard Copy Bibkey "szefer-2018-principles" to Clipboard

Google Scholar Internet Archive Scholar Semantic Scholar